This paper addresses the problem of estimating cost and development effort of a system, starting from its complete or partial high-level description. In addition, some modifications to evaluate the cost-effectiveness of reusing VHDL-based designs, are presented. The proposed approach has been formalized using an approach similar to the COCOMO analysis strategy, enhanced by a project size prediction methodology based on a VHDL function point metric. The proposed design size estimation methodology has been validated through a significant benchmark.
INTRODUCTION
Since last decade, the importance of design reuse is steadily growing. New initiatives started, such as the VSlA [I] , and thirdpart suppliers of IP cells are no longer confined to small market segments, but constitute a mature example of business-tobusiness cooperation among companies. Technical managers have to face with a new scenario. where the driving forces are time to market and flexibility together with the capability to keep under control the development costs. The solution of the muke-it or buy dilemma, requires to take into account several aspects like the presence of standards, the structure of EDA design flows, diredindirect costs, internal vs external reuse. etc. with a common problem: the necessity to predict the size of a design and to estimate the cost-effectiveness according to the number of potential reuses. The purpose of our ongoing research is threefold: the identification of guidelines for VHDL-based designs to simplify their reuse, the definition of an analysis methodology providing memcs capturing the degree ojreur~biliy of already designed VHDL components [7] and, finally, the definition of a fkamework to analyze the effectiveness of design reuse as well as to predict the development effort and time. This paper addresses: the definition of a financial model to predict the Permission to make digital or had copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed Tor profit or commercial advantage and that copics bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. 
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THE BASIS OF THE FINANCIAL MODEL
In general, to determine the impact of reuse, three models are necessary: f;om scrutch associated with a design without reuse; /or rewe to estimates the cost of reusable components and irifh reue to consider the cost of systems partially using existing subcomponents.
In addition to these models, another one associated ~I t h the potential losses due to the time-to-market (TM) window, should be introduced, together with R e m of Investment (ROI) analysis. Although the financial analyses of l l N and ROI have been considered in our overall work, due to lack of space they are not reported in this paper. The models conceived for the software development analysis. seem to be suitable to investigate the first stages of the tyical hardware design flows. In particular we considered the COCOMO [2] approach, whose main concepts are recalled in this section. Prior to any cost trade-oft it is of paramount imponance to estimate the global devefopmenf eflorr (Em. measured in persordmonth (pm). to realize a given system and the time ' I '
(measured in months) to develop the project assuming a full time commitment of a properly composed group of R designers. In general, the cost C will be proportional to the effort: The modification on S introduced by the presence of reuse and the impact of the productivity improvements are the focus of the next section, while section four discusses the strategy to estimate S .
DESIGN REUSE MODELS
The rationale for reusing is that employing an available component is less expensive than designing it from scratch.
However, its integration in the final design environment requires introducing some modifications. In general, the cost of reuse will be not simply proportional to the entity of the modification. In fact, it is required some extra-effort to select and understand the component to be integrated, in addition to the adaptation of the module interfaces. This section introduces some of the figures of merit and modifications to be considered in presence of reuse, with respect to the analysis presented in the previous one. Both static aspects and dynamic aspect of embedding a component in a project have to be considered. Concerning the static issues, given a module M to be reused, it is possible to define the estimation of an equivalent size to be reused, starting fiom the original value of SM (size of the module M). For the following three difkrent identified activities, the parameters and the 6nal comprehensive expression are reported. 
PROJECT SIZE ESTIMATION
Unfortunately, the planning of a project requires to cope with estimated factors, the most important being the project size. Most of the experts, in fact, tend to underestimate (&om 50% to 150%) the size of the project with catastrophic impacts on the design management.
To estimates the size of a VHDL-based project, i.e. the parameter s of the main equation of our model (ER= A * se), we split it into a component related with purely functional aspects and the test-benches used for simulation:
The first goal is to quanti@ the effort for coding the system Susing a high-level formalism. A popular metric among the designers is the Thousand Lines Of Code (KLOC or LOC) of the specification. However, many criticism can be raised, since VHDL is inherently parallel and the different statements vary dramatically is expressiveness and complexity.
The estimation of LOC requires a well-structured and modular project to obtain reliable values. The number of lines can be determined analyzing the different contributions emerging 6om the architecture description, which basically are: port (IO), signal, concurrent statements, package and library.
The analysis can be performed trough direct measurements as well as by following the proposed high-level estimation strategy, where the requirement of achieving a h e grain analysis of the system description can be overcome.
Direct Analysis
Processes and Components are the cornerstone of the analysis, we assume that in a well structured project, the set of entities correspond to a graph where components are nodes and processes are leaves. The processes typically contain the algorithmic part of the project and their sizes are strongly influenced by the number of considered signals (not only those of the sensitivity list); the type of data (structured, scalar, . ..) also influences the estimates. From our analysis, the estimated trend of LOC for a process is a parabolic function of the number of input/output signals, called graak of the process (more formally, the sum between the outdegree and the indegree of the process graph). Vectors and signals account for one, while for the records only the fields effectively manipulated by the process are considered. Concerning the components, the number of lines will be of the some order of magnitude of the number of considered signal, listed in the component interhce.
Function Point VHDL
The second strategy is to indirectly measure the LOC. This approach can be applied to the case of the analysis of new projects. The original idea is borrowed from the Software Engineering area [6], we properly interpreted, extended and tuned the methodology to cope with the characteristics of hardware designs. It is based on a structured, but not necessarily, detailed view of the project. From the description, some functional classes will be identified and associated with a weight depending on their complexity. In a second phase, these weights are converted in KLOC, that is the value chosen to quantify S. At a conceptual level, in particular, the representation of functionality is not unique. We assume to deal with specifications that are complete, consistent, rigorous and feasible. The elements to be developed during the project to implement the desired fiinctionality are related to the activity of acquisition of information, processing (sequential or combinatov), memory access, and emitting of information. For the VHDL, each element of the specification falls in one of thesefitional categories: primary inputs, p r i n q v outputs, basic blocks and internal signals. For each of them, a contribution (FPVHDL) is assigned depending on the complexity, according to the categorization of table 2. 
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Homogeneity of data
Eventually, the Busk Bioch are instances of blocks identifiable from the specification. It is important to identi@ all the functionalities of the system to be mapped, during the final VHDL coding phase, into entities with component andlor processes. Moreover, it has to be considered as a basic block also the functionality corresponding to the test-benches. The complexity of a basic block depends on the number of homogeneous data involved. In particular, if an identified basic block will be realized 8s a component, the estimated number of lines is equal to the number of homogeneous data processes by the component; if the basic block will be implemented as a process, the value of FP is computed by using the eq. 1. Table 5 summarizes the level of complexity with respect to the number of homogeneous data arriving to the process. Concerning the relation existing between FPVHDL and W, some literature studies [6] suggest the coefficients to convert the LOC for diflhcnt languages. 
Experimental Results
To provide a reliable validation of our methodology for metric estimation, we considered a real-world complex VHDL benchmark: the LEON-I microprocessor. It implements a 32-bits SPARC V8 architecture, designed for embedded applications,
with separate data and instruction caches, 32 bits m e m q bus, interrupt controller, two 24-bits timers, two UARTs, a power down filndion and a watchdog. The block diagram is reported in figure 3 , the cOrreSpOnding specification, composed of 20 VHDL files, can be found in [3] together with a detailed description of the functional behavior. The definition of a model to estimate the total effort and, thus, the required amount of resources.
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The possibility to predict in a reliable manner, possibly at the system-level, the size of the project assuming a VHDL-based realization.
The latter point is particularly important since it is the cornerstone of any planning analysis and its accuracy is very Critical. The methodology has been stressed considering a real large-size benchmark, the LEON-1 microprocessor. Work is in progress to i n t e e the proposed financial analysis methodology with the metrics we developed to quantify the level of reusability of VHDL specifications, preliminarily described in
